Cache Sharing Administration for Performance Fairness using D3C Miss Classification in Chip Multi-Processors

• Autores: Carballal, Claudio A.; Hamkalo, José Luis; Cernuschi-Frías, Bruno
• Año de publicación: 2011
• Idioma: inglés
• Tipo de recurso: documento de conferencia
• Materia: Ciencias Informáticas; Shared Cache; Multi-Process; CMP; Dynamic Cache Administration; Instrumentation; PIN
• Institución: Universidad Nacional de La Plata

This work presents a study of fairness in cache sharing between processes in a chip multiprocessor (CMP). We propose a new algorithm that uses a metric based on the D3C miss classification and LRU Stack Distance, to measure the fairness in the administration of the resources to achieve an increase of the global IPC of all executed processes. Shared cache miss rate, IPC and bandwidth metrics were considered to analyze the simulation results obtained using three test sets. The obtained results showed that the proposed dynamic management policy compared to Capitalist management policy, has a lower global miss rate in shared cache and lower bandwidth usage for each test set studied and fulfills its objective of managing the shared cache space for every process while improving the overall IPC.
Sociedad Argentina de Informática e Investigación Operativa