Design tradeoffs and challenges in practical coherent optical transceiver implementations

Autores
Morero, Damián Alfonso; Castrillon, Alejandro; Aguirre, Alejandro; Hueda, Mario Rafael; Agazzi, Oscar Ernesto
Año de publicación
2016
Idioma
inglés
Tipo de recurso
artículo
Estado
versión publicada
Descripción
This tutorial discusses the design and ASIC implementation of coherent optical transceivers. Algorithmic and architectural options and tradeoffs between performance and complexity/power dissipation are presented. Particular emphasis is placed on flexible (or reconfigurable) transceivers because of their importance as building blocks of software-defined optical networks. The paper elaborates on some advanced digital signal processing (DSP) techniques such as iterative decoding, which are likely to be applied in future coherent transceivers based on higher order modulations. Complexity and performance of critical DSP blocks such as the forward error correction decoder and the frequency-domain bulk chromatic dispersion equalizer are analyzed in detail. Other important ASIC implementation aspects including physical design, signal and power integrity, and design for testability, are also discussed.
Fil: Morero, Damián Alfonso. Universidad Nacional de Córdoba. Facultad de Ciencias Exactas, Físicas y Naturales; Argentina. ClariPhy Argentina S.A.; Argentina
Fil: Castrillon, Alejandro. Universidad Nacional de Córdoba. Facultad de Ciencias Exactas, Físicas y Naturales; Argentina
Fil: Aguirre, Alejandro. ClariPhy Argentina S.A.; Argentina
Fil: Hueda, Mario Rafael. Consejo Nacional de Investigaciones Científicas y Técnicas. Centro Científico Tecnológico Conicet - Córdoba. Instituto de Estudios Avanzados en Ingeniería y Tecnología. Universidad Nacional de Córdoba. Facultad de Ciencias Exactas Físicas y Naturales. Instituto de Estudios Avanzados en Ingeniería y Tecnología; Argentina
Fil: Agazzi, Oscar Ernesto. Universidad Nacional de Córdoba. Facultad de Ciencias Exactas, Físicas y Naturales; Argentina. ClariPhy Argentina S.A.; Argentina
Materia
ASIC
CHROMATIC DISPERSION EQUALIZATION
CMOS IMPLEMENTATION
DSP
FEC
ITERATIVE OPTICAL RECEIVERS
OPTICAL FIBER
RECONFIGURABLE COHERENT TRANSCEIVERS
VLSI
Nivel de accesibilidad
acceso abierto
Condiciones de uso
https://creativecommons.org/licenses/by-nc-sa/2.5/ar/
Repositorio
CONICET Digital (CONICET)
Institución
Consejo Nacional de Investigaciones Científicas y Técnicas
OAI Identificador
oai:ri.conicet.gov.ar:11336/135492
Acceder
id CONICETDig_1d7763435ff78c8548ce669d7a4e02a8
oai_identifier_str oai:ri.conicet.gov.ar:11336/135492
network_acronym_str CONICETDig
repository_id_str 3498
network_name_str CONICET Digital (CONICET)
spelling Design tradeoffs and challenges in practical coherent optical transceiver implementationsMorero, Damián AlfonsoCastrillon, AlejandroAguirre, AlejandroHueda, Mario RafaelAgazzi, Oscar ErnestoASICCHROMATIC DISPERSION EQUALIZATIONCMOS IMPLEMENTATIONDSPFECITERATIVE OPTICAL RECEIVERSOPTICAL FIBERRECONFIGURABLE COHERENT TRANSCEIVERSVLSIhttps://purl.org/becyt/ford/2.2https://purl.org/becyt/ford/2This tutorial discusses the design and ASIC implementation of coherent optical transceivers. Algorithmic and architectural options and tradeoffs between performance and complexity/power dissipation are presented. Particular emphasis is placed on flexible (or reconfigurable) transceivers because of their importance as building blocks of software-defined optical networks. The paper elaborates on some advanced digital signal processing (DSP) techniques such as iterative decoding, which are likely to be applied in future coherent transceivers based on higher order modulations. Complexity and performance of critical DSP blocks such as the forward error correction decoder and the frequency-domain bulk chromatic dispersion equalizer are analyzed in detail. Other important ASIC implementation aspects including physical design, signal and power integrity, and design for testability, are also discussed.Fil: Morero, Damián Alfonso. Universidad Nacional de Córdoba. Facultad de Ciencias Exactas, Físicas y Naturales; Argentina. ClariPhy Argentina S.A.; ArgentinaFil: Castrillon, Alejandro. Universidad Nacional de Córdoba. Facultad de Ciencias Exactas, Físicas y Naturales; ArgentinaFil: Aguirre, Alejandro. ClariPhy Argentina S.A.; ArgentinaFil: Hueda, Mario Rafael. Consejo Nacional de Investigaciones Científicas y Técnicas. Centro Científico Tecnológico Conicet - Córdoba. Instituto de Estudios Avanzados en Ingeniería y Tecnología. Universidad Nacional de Córdoba. Facultad de Ciencias Exactas Físicas y Naturales. Instituto de Estudios Avanzados en Ingeniería y Tecnología; ArgentinaFil: Agazzi, Oscar Ernesto. Universidad Nacional de Córdoba. Facultad de Ciencias Exactas, Físicas y Naturales; Argentina. ClariPhy Argentina S.A.; ArgentinaInstitute of Electrical and Electronics Engineers2016-01info:eu-repo/semantics/articleinfo:eu-repo/semantics/publishedVersionhttp://purl.org/coar/resource_type/c_6501info:ar-repo/semantics/articuloapplication/pdfapplication/pdfhttp://hdl.handle.net/11336/135492Morero, Damián Alfonso; Castrillon, Alejandro ; Aguirre, Alejandro; Hueda, Mario Rafael; Agazzi, Oscar Ernesto; Design tradeoffs and challenges in practical coherent optical transceiver implementations; Institute of Electrical and Electronics Engineers; Journal Of Lightwave Technology; 34; 1; 1-2016; 121-1360733-87241558-2213CONICET DigitalCONICETenginfo:eu-repo/semantics/altIdentifier/url/https://ieeexplore.ieee.org/document/7210138info:eu-repo/semantics/altIdentifier/doi/10.1109/JLT.2015.2470114info:eu-repo/semantics/openAccesshttps://creativecommons.org/licenses/by-nc-sa/2.5/ar/reponame:CONICET Digital (CONICET)instname:Consejo Nacional de Investigaciones Científicas y Técnicas2025-09-29T09:58:06Zoai:ri.conicet.gov.ar:11336/135492instacron:CONICETInstitucionalhttp://ri.conicet.gov.ar/Organismo científico-tecnológicoNo correspondehttp://ri.conicet.gov.ar/oai/requestdasensio@conicet.gov.ar; lcarlino@conicet.gov.arArgentinaNo correspondeNo correspondeNo correspondeopendoar:34982025-09-29 09:58:07.076CONICET Digital (CONICET) - Consejo Nacional de Investigaciones Científicas y Técnicasfalse
dc.title.none.fl_str_mv Design tradeoffs and challenges in practical coherent optical transceiver implementations
title Design tradeoffs and challenges in practical coherent optical transceiver implementations
spellingShingle Design tradeoffs and challenges in practical coherent optical transceiver implementations
Morero, Damián Alfonso
ASIC
CHROMATIC DISPERSION EQUALIZATION
CMOS IMPLEMENTATION
DSP
FEC
ITERATIVE OPTICAL RECEIVERS
OPTICAL FIBER
RECONFIGURABLE COHERENT TRANSCEIVERS
VLSI
title_short Design tradeoffs and challenges in practical coherent optical transceiver implementations
title_full Design tradeoffs and challenges in practical coherent optical transceiver implementations
title_fullStr Design tradeoffs and challenges in practical coherent optical transceiver implementations
title_full_unstemmed Design tradeoffs and challenges in practical coherent optical transceiver implementations
title_sort Design tradeoffs and challenges in practical coherent optical transceiver implementations
dc.creator.none.fl_str_mv Morero, Damián Alfonso
Castrillon, Alejandro
Aguirre, Alejandro
Hueda, Mario Rafael
Agazzi, Oscar Ernesto
author Morero, Damián Alfonso
author_facet Morero, Damián Alfonso
Castrillon, Alejandro
Aguirre, Alejandro
Hueda, Mario Rafael
Agazzi, Oscar Ernesto
author_role author
author2 Castrillon, Alejandro
Aguirre, Alejandro
Hueda, Mario Rafael
Agazzi, Oscar Ernesto
author2_role author
author
author
author
dc.subject.none.fl_str_mv ASIC
CHROMATIC DISPERSION EQUALIZATION
CMOS IMPLEMENTATION
DSP
FEC
ITERATIVE OPTICAL RECEIVERS
OPTICAL FIBER
RECONFIGURABLE COHERENT TRANSCEIVERS
VLSI
topic ASIC
CHROMATIC DISPERSION EQUALIZATION
CMOS IMPLEMENTATION
DSP
FEC
ITERATIVE OPTICAL RECEIVERS
OPTICAL FIBER
RECONFIGURABLE COHERENT TRANSCEIVERS
VLSI
purl_subject.fl_str_mv https://purl.org/becyt/ford/2.2
https://purl.org/becyt/ford/2
dc.description.none.fl_txt_mv This tutorial discusses the design and ASIC implementation of coherent optical transceivers. Algorithmic and architectural options and tradeoffs between performance and complexity/power dissipation are presented. Particular emphasis is placed on flexible (or reconfigurable) transceivers because of their importance as building blocks of software-defined optical networks. The paper elaborates on some advanced digital signal processing (DSP) techniques such as iterative decoding, which are likely to be applied in future coherent transceivers based on higher order modulations. Complexity and performance of critical DSP blocks such as the forward error correction decoder and the frequency-domain bulk chromatic dispersion equalizer are analyzed in detail. Other important ASIC implementation aspects including physical design, signal and power integrity, and design for testability, are also discussed.
Fil: Morero, Damián Alfonso. Universidad Nacional de Córdoba. Facultad de Ciencias Exactas, Físicas y Naturales; Argentina. ClariPhy Argentina S.A.; Argentina
Fil: Castrillon, Alejandro. Universidad Nacional de Córdoba. Facultad de Ciencias Exactas, Físicas y Naturales; Argentina
Fil: Aguirre, Alejandro. ClariPhy Argentina S.A.; Argentina
Fil: Hueda, Mario Rafael. Consejo Nacional de Investigaciones Científicas y Técnicas. Centro Científico Tecnológico Conicet - Córdoba. Instituto de Estudios Avanzados en Ingeniería y Tecnología. Universidad Nacional de Córdoba. Facultad de Ciencias Exactas Físicas y Naturales. Instituto de Estudios Avanzados en Ingeniería y Tecnología; Argentina
Fil: Agazzi, Oscar Ernesto. Universidad Nacional de Córdoba. Facultad de Ciencias Exactas, Físicas y Naturales; Argentina. ClariPhy Argentina S.A.; Argentina
description This tutorial discusses the design and ASIC implementation of coherent optical transceivers. Algorithmic and architectural options and tradeoffs between performance and complexity/power dissipation are presented. Particular emphasis is placed on flexible (or reconfigurable) transceivers because of their importance as building blocks of software-defined optical networks. The paper elaborates on some advanced digital signal processing (DSP) techniques such as iterative decoding, which are likely to be applied in future coherent transceivers based on higher order modulations. Complexity and performance of critical DSP blocks such as the forward error correction decoder and the frequency-domain bulk chromatic dispersion equalizer are analyzed in detail. Other important ASIC implementation aspects including physical design, signal and power integrity, and design for testability, are also discussed.
publishDate 2016
dc.date.none.fl_str_mv 2016-01
dc.type.none.fl_str_mv info:eu-repo/semantics/article
info:eu-repo/semantics/publishedVersion
http://purl.org/coar/resource_type/c_6501
info:ar-repo/semantics/articulo
format article
status_str publishedVersion
dc.identifier.none.fl_str_mv http://hdl.handle.net/11336/135492
Morero, Damián Alfonso; Castrillon, Alejandro ; Aguirre, Alejandro; Hueda, Mario Rafael; Agazzi, Oscar Ernesto; Design tradeoffs and challenges in practical coherent optical transceiver implementations; Institute of Electrical and Electronics Engineers; Journal Of Lightwave Technology; 34; 1; 1-2016; 121-136
0733-8724
1558-2213
CONICET Digital
CONICET
url http://hdl.handle.net/11336/135492
identifier_str_mv Morero, Damián Alfonso; Castrillon, Alejandro ; Aguirre, Alejandro; Hueda, Mario Rafael; Agazzi, Oscar Ernesto; Design tradeoffs and challenges in practical coherent optical transceiver implementations; Institute of Electrical and Electronics Engineers; Journal Of Lightwave Technology; 34; 1; 1-2016; 121-136
0733-8724
1558-2213
CONICET Digital
CONICET
dc.language.none.fl_str_mv eng
language eng
dc.relation.none.fl_str_mv info:eu-repo/semantics/altIdentifier/url/https://ieeexplore.ieee.org/document/7210138
info:eu-repo/semantics/altIdentifier/doi/10.1109/JLT.2015.2470114
dc.rights.none.fl_str_mv info:eu-repo/semantics/openAccess
https://creativecommons.org/licenses/by-nc-sa/2.5/ar/
eu_rights_str_mv openAccess
rights_invalid_str_mv https://creativecommons.org/licenses/by-nc-sa/2.5/ar/
dc.format.none.fl_str_mv application/pdf
application/pdf
dc.publisher.none.fl_str_mv Institute of Electrical and Electronics Engineers
publisher.none.fl_str_mv Institute of Electrical and Electronics Engineers
dc.source.none.fl_str_mv reponame:CONICET Digital (CONICET)
instname:Consejo Nacional de Investigaciones Científicas y Técnicas
reponame_str CONICET Digital (CONICET)
collection CONICET Digital (CONICET)
instname_str Consejo Nacional de Investigaciones Científicas y Técnicas
repository.name.fl_str_mv CONICET Digital (CONICET) - Consejo Nacional de Investigaciones Científicas y Técnicas
repository.mail.fl_str_mv dasensio@conicet.gov.ar; lcarlino@conicet.gov.ar
_version_ 1844613734080708608
score 13.070432

Publicaciones similares