Extended Petri Net Processor for Embedded Systems

Autores
Ventre, Luis Orlando; Micolini, Orlando; Daniele, Emiliano
Año de publicación
2020
Idioma
inglés
Tipo de recurso
documento de conferencia
Estado
versión publicada
Descripción
The evolution of technology and electronic devices, the wide-spread use of IoT, and the compliance with specific regulatory requirements of the industry have made the process of designing embedded systems more complex and challenging. These systems are generally parallel, concurrent, reactive, and/or event-driven. In these systems, the data and events are heterogeneous and non-deterministic as they interact with the external environment. Extended Petri nets constitute an elective platform and system-independent modeling language, which makes it appropriate for modeling embedded systems. To take full advantage of the modeling efforts, it is desirable to use the built models to obtain part of the system implementation. This paper presents the design and implementation of an Extended Petri Processor and its modular architecture. This processor makes use of the extended state equation of Petri Nets, executing the model of the mentioned systems, intending to mitigate the time needed for development, and to reduce programming errors.
Workshop: WARSO – Arquitectura, Redes y Sistemas Operativos
Red de Universidades con Carreras en Informática
Materia
Ciencias Informáticas
Petri Processor
Petri Nets
Synchronization
IoT
Code Generation
FPGA
Nivel de accesibilidad
acceso abierto
Condiciones de uso
http://creativecommons.org/licenses/by-nc-sa/4.0/
Repositorio
SEDICI (UNLP)
Institución
Universidad Nacional de La Plata
OAI Identificador
oai:sedici.unlp.edu.ar:10915/114087

id SEDICI_c1d1b15bc75428d473ec407695512bca
oai_identifier_str oai:sedici.unlp.edu.ar:10915/114087
network_acronym_str SEDICI
repository_id_str 1329
network_name_str SEDICI (UNLP)
spelling Extended Petri Net Processor for Embedded SystemsVentre, Luis OrlandoMicolini, OrlandoDaniele, EmilianoCiencias InformáticasPetri ProcessorPetri NetsSynchronizationIoTCode GenerationFPGAThe evolution of technology and electronic devices, the wide-spread use of IoT, and the compliance with specific regulatory requirements of the industry have made the process of designing embedded systems more complex and challenging. These systems are generally parallel, concurrent, reactive, and/or event-driven. In these systems, the data and events are heterogeneous and non-deterministic as they interact with the external environment. Extended Petri nets constitute an elective platform and system-independent modeling language, which makes it appropriate for modeling embedded systems. To take full advantage of the modeling efforts, it is desirable to use the built models to obtain part of the system implementation. This paper presents the design and implementation of an Extended Petri Processor and its modular architecture. This processor makes use of the extended state equation of Petri Nets, executing the model of the mentioned systems, intending to mitigate the time needed for development, and to reduce programming errors.Workshop: WARSO – Arquitectura, Redes y Sistemas OperativosRed de Universidades con Carreras en Informática2020-10info:eu-repo/semantics/conferenceObjectinfo:eu-repo/semantics/publishedVersionObjeto de conferenciahttp://purl.org/coar/resource_type/c_5794info:ar-repo/semantics/documentoDeConferenciaapplication/pdf450-459http://sedici.unlp.edu.ar/handle/10915/114087enginfo:eu-repo/semantics/altIdentifier/isbn/978-987-4417-90-9info:eu-repo/semantics/reference/hdl/10915/113243info:eu-repo/semantics/openAccesshttp://creativecommons.org/licenses/by-nc-sa/4.0/Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0)reponame:SEDICI (UNLP)instname:Universidad Nacional de La Platainstacron:UNLP2025-10-15T11:18:29Zoai:sedici.unlp.edu.ar:10915/114087Institucionalhttp://sedici.unlp.edu.ar/Universidad públicaNo correspondehttp://sedici.unlp.edu.ar/oai/snrdalira@sedici.unlp.edu.arArgentinaNo correspondeNo correspondeNo correspondeopendoar:13292025-10-15 11:18:29.631SEDICI (UNLP) - Universidad Nacional de La Platafalse
dc.title.none.fl_str_mv Extended Petri Net Processor for Embedded Systems
title Extended Petri Net Processor for Embedded Systems
spellingShingle Extended Petri Net Processor for Embedded Systems
Ventre, Luis Orlando
Ciencias Informáticas
Petri Processor
Petri Nets
Synchronization
IoT
Code Generation
FPGA
title_short Extended Petri Net Processor for Embedded Systems
title_full Extended Petri Net Processor for Embedded Systems
title_fullStr Extended Petri Net Processor for Embedded Systems
title_full_unstemmed Extended Petri Net Processor for Embedded Systems
title_sort Extended Petri Net Processor for Embedded Systems
dc.creator.none.fl_str_mv Ventre, Luis Orlando
Micolini, Orlando
Daniele, Emiliano
author Ventre, Luis Orlando
author_facet Ventre, Luis Orlando
Micolini, Orlando
Daniele, Emiliano
author_role author
author2 Micolini, Orlando
Daniele, Emiliano
author2_role author
author
dc.subject.none.fl_str_mv Ciencias Informáticas
Petri Processor
Petri Nets
Synchronization
IoT
Code Generation
FPGA
topic Ciencias Informáticas
Petri Processor
Petri Nets
Synchronization
IoT
Code Generation
FPGA
dc.description.none.fl_txt_mv The evolution of technology and electronic devices, the wide-spread use of IoT, and the compliance with specific regulatory requirements of the industry have made the process of designing embedded systems more complex and challenging. These systems are generally parallel, concurrent, reactive, and/or event-driven. In these systems, the data and events are heterogeneous and non-deterministic as they interact with the external environment. Extended Petri nets constitute an elective platform and system-independent modeling language, which makes it appropriate for modeling embedded systems. To take full advantage of the modeling efforts, it is desirable to use the built models to obtain part of the system implementation. This paper presents the design and implementation of an Extended Petri Processor and its modular architecture. This processor makes use of the extended state equation of Petri Nets, executing the model of the mentioned systems, intending to mitigate the time needed for development, and to reduce programming errors.
Workshop: WARSO – Arquitectura, Redes y Sistemas Operativos
Red de Universidades con Carreras en Informática
description The evolution of technology and electronic devices, the wide-spread use of IoT, and the compliance with specific regulatory requirements of the industry have made the process of designing embedded systems more complex and challenging. These systems are generally parallel, concurrent, reactive, and/or event-driven. In these systems, the data and events are heterogeneous and non-deterministic as they interact with the external environment. Extended Petri nets constitute an elective platform and system-independent modeling language, which makes it appropriate for modeling embedded systems. To take full advantage of the modeling efforts, it is desirable to use the built models to obtain part of the system implementation. This paper presents the design and implementation of an Extended Petri Processor and its modular architecture. This processor makes use of the extended state equation of Petri Nets, executing the model of the mentioned systems, intending to mitigate the time needed for development, and to reduce programming errors.
publishDate 2020
dc.date.none.fl_str_mv 2020-10
dc.type.none.fl_str_mv info:eu-repo/semantics/conferenceObject
info:eu-repo/semantics/publishedVersion
Objeto de conferencia
http://purl.org/coar/resource_type/c_5794
info:ar-repo/semantics/documentoDeConferencia
format conferenceObject
status_str publishedVersion
dc.identifier.none.fl_str_mv http://sedici.unlp.edu.ar/handle/10915/114087
url http://sedici.unlp.edu.ar/handle/10915/114087
dc.language.none.fl_str_mv eng
language eng
dc.relation.none.fl_str_mv info:eu-repo/semantics/altIdentifier/isbn/978-987-4417-90-9
info:eu-repo/semantics/reference/hdl/10915/113243
dc.rights.none.fl_str_mv info:eu-repo/semantics/openAccess
http://creativecommons.org/licenses/by-nc-sa/4.0/
Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0)
eu_rights_str_mv openAccess
rights_invalid_str_mv http://creativecommons.org/licenses/by-nc-sa/4.0/
Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International (CC BY-NC-SA 4.0)
dc.format.none.fl_str_mv application/pdf
450-459
dc.source.none.fl_str_mv reponame:SEDICI (UNLP)
instname:Universidad Nacional de La Plata
instacron:UNLP
reponame_str SEDICI (UNLP)
collection SEDICI (UNLP)
instname_str Universidad Nacional de La Plata
instacron_str UNLP
institution UNLP
repository.name.fl_str_mv SEDICI (UNLP) - Universidad Nacional de La Plata
repository.mail.fl_str_mv alira@sedici.unlp.edu.ar
_version_ 1846064242881462272
score 13.22299