Aplicaciones aritméticas usando lógica programable
- Autores
- Jaquenod, Guillermo A.; De Giusti, Marisa Raquel; Vega, Roberto J. de la
- Año de publicación
- 2000
- Idioma
- español castellano
- Tipo de recurso
- documento de conferencia
- Estado
- versión publicada
- Descripción
- Digital Signal Processing (DSP) has become a cheap, usual and standard tool, with applications in almost every area of electronics. DSP offers big advantages over classic analog processing, like high precision, bounded processing noise, etc., and in DSP algorithms addition, substraction, and multiplication are essential operators. This paper describes basic arithmetics circuits designed by using Programmable Logic Devices (CPLDs), and shows how bit-serial processing solutions can afford high computing performance with low resources usage.
Facultad de Ingeniería - Materia
-
Ingeniería
Ingeniería Electrónica
Logic Programming - Nivel de accesibilidad
- acceso abierto
- Condiciones de uso
- http://creativecommons.org/licenses/by/4.0/
- Repositorio
- Institución
- Universidad Nacional de La Plata
- OAI Identificador
- oai:sedici.unlp.edu.ar:10915/44800
Ver los metadatos del registro completo
id |
SEDICI_bde28032aee305e29ccf3faf3d3e48e8 |
---|---|
oai_identifier_str |
oai:sedici.unlp.edu.ar:10915/44800 |
network_acronym_str |
SEDICI |
repository_id_str |
1329 |
network_name_str |
SEDICI (UNLP) |
spelling |
Aplicaciones aritméticas usando lógica programableJaquenod, Guillermo A.De Giusti, Marisa RaquelVega, Roberto J. de laIngenieríaIngeniería ElectrónicaLogic ProgrammingDigital Signal Processing (DSP) has become a cheap, usual and standard tool, with applications in almost every area of electronics. DSP offers big advantages over classic analog processing, like high precision, bounded processing noise, etc., and in DSP algorithms addition, substraction, and multiplication are essential operators. This paper describes basic arithmetics circuits designed by using Programmable Logic Devices (CPLDs), and shows how bit-serial processing solutions can afford high computing performance with low resources usage.Facultad de Ingeniería2000-07info:eu-repo/semantics/conferenceObjectinfo:eu-repo/semantics/publishedVersionObjeto de conferenciahttp://purl.org/coar/resource_type/c_5794info:ar-repo/semantics/documentoDeConferenciaapplication/pdfhttp://sedici.unlp.edu.ar/handle/10915/44800spainfo:eu-repo/semantics/openAccesshttp://creativecommons.org/licenses/by/4.0/Creative Commons Attribution 4.0 International (CC BY 4.0)reponame:SEDICI (UNLP)instname:Universidad Nacional de La Platainstacron:UNLP2025-09-03T10:34:51Zoai:sedici.unlp.edu.ar:10915/44800Institucionalhttp://sedici.unlp.edu.ar/Universidad públicaNo correspondehttp://sedici.unlp.edu.ar/oai/snrdalira@sedici.unlp.edu.arArgentinaNo correspondeNo correspondeNo correspondeopendoar:13292025-09-03 10:34:51.376SEDICI (UNLP) - Universidad Nacional de La Platafalse |
dc.title.none.fl_str_mv |
Aplicaciones aritméticas usando lógica programable |
title |
Aplicaciones aritméticas usando lógica programable |
spellingShingle |
Aplicaciones aritméticas usando lógica programable Jaquenod, Guillermo A. Ingeniería Ingeniería Electrónica Logic Programming |
title_short |
Aplicaciones aritméticas usando lógica programable |
title_full |
Aplicaciones aritméticas usando lógica programable |
title_fullStr |
Aplicaciones aritméticas usando lógica programable |
title_full_unstemmed |
Aplicaciones aritméticas usando lógica programable |
title_sort |
Aplicaciones aritméticas usando lógica programable |
dc.creator.none.fl_str_mv |
Jaquenod, Guillermo A. De Giusti, Marisa Raquel Vega, Roberto J. de la |
author |
Jaquenod, Guillermo A. |
author_facet |
Jaquenod, Guillermo A. De Giusti, Marisa Raquel Vega, Roberto J. de la |
author_role |
author |
author2 |
De Giusti, Marisa Raquel Vega, Roberto J. de la |
author2_role |
author author |
dc.subject.none.fl_str_mv |
Ingeniería Ingeniería Electrónica Logic Programming |
topic |
Ingeniería Ingeniería Electrónica Logic Programming |
dc.description.none.fl_txt_mv |
Digital Signal Processing (DSP) has become a cheap, usual and standard tool, with applications in almost every area of electronics. DSP offers big advantages over classic analog processing, like high precision, bounded processing noise, etc., and in DSP algorithms addition, substraction, and multiplication are essential operators. This paper describes basic arithmetics circuits designed by using Programmable Logic Devices (CPLDs), and shows how bit-serial processing solutions can afford high computing performance with low resources usage. Facultad de Ingeniería |
description |
Digital Signal Processing (DSP) has become a cheap, usual and standard tool, with applications in almost every area of electronics. DSP offers big advantages over classic analog processing, like high precision, bounded processing noise, etc., and in DSP algorithms addition, substraction, and multiplication are essential operators. This paper describes basic arithmetics circuits designed by using Programmable Logic Devices (CPLDs), and shows how bit-serial processing solutions can afford high computing performance with low resources usage. |
publishDate |
2000 |
dc.date.none.fl_str_mv |
2000-07 |
dc.type.none.fl_str_mv |
info:eu-repo/semantics/conferenceObject info:eu-repo/semantics/publishedVersion Objeto de conferencia http://purl.org/coar/resource_type/c_5794 info:ar-repo/semantics/documentoDeConferencia |
format |
conferenceObject |
status_str |
publishedVersion |
dc.identifier.none.fl_str_mv |
http://sedici.unlp.edu.ar/handle/10915/44800 |
url |
http://sedici.unlp.edu.ar/handle/10915/44800 |
dc.language.none.fl_str_mv |
spa |
language |
spa |
dc.rights.none.fl_str_mv |
info:eu-repo/semantics/openAccess http://creativecommons.org/licenses/by/4.0/ Creative Commons Attribution 4.0 International (CC BY 4.0) |
eu_rights_str_mv |
openAccess |
rights_invalid_str_mv |
http://creativecommons.org/licenses/by/4.0/ Creative Commons Attribution 4.0 International (CC BY 4.0) |
dc.format.none.fl_str_mv |
application/pdf |
dc.source.none.fl_str_mv |
reponame:SEDICI (UNLP) instname:Universidad Nacional de La Plata instacron:UNLP |
reponame_str |
SEDICI (UNLP) |
collection |
SEDICI (UNLP) |
instname_str |
Universidad Nacional de La Plata |
instacron_str |
UNLP |
institution |
UNLP |
repository.name.fl_str_mv |
SEDICI (UNLP) - Universidad Nacional de La Plata |
repository.mail.fl_str_mv |
alira@sedici.unlp.edu.ar |
_version_ |
1842260200517533696 |
score |
13.13397 |