Improving the throughput of an mt processor

• Autores: García, Rafael B.; Ardenghi, Jorge Raúl; Echaiz, Javier
• Año de publicación: 2001
• Idioma: inglés
• Tipo de recurso: documento de conferencia
• Materia: Ciencias Informáticas; arquitectura; Real time; Distributed Systems; Improving the throughput; mt processor
• Institución: Universidad Nacional de La Plata

Multithreading (MT), by simultaneously using both the thread-level parallelism and the instruction-level parallelism of a workload, exploits the available resources more efficiently than single-thread processors allowing a better throughput, i.e there are more instructions per cycle (IPC), over the single thread approach. An MT approach is a chip multiprocessor (CMP), which is a static one that could exploit a moderate amount of the ILP on a fixed number of threads. The other one, simultaneous multithreading (SMT) [2], uses dynamic mechanisms and policies to exploit the available ILP of a varying number of threads. SMT using both TLP and ILP interchangeably will provide larger IPC rates than CMP. However, due to its complex and tightly coupled microarchitecture, SMT increases the pressure on cycle time.
Eje: Redes, Arquitectura, Sistemas Distribuidos y Tiempo Real
Red de Universidades con Carreras en Informática (RedUNCI)