Hardware/software co-design for real time embedded image processing: A case study

Autores
Pedre, S.; Krajník, T.; Todorovich, E.; Borensztejn, P.
Año de publicación
2012
Idioma
inglés
Tipo de recurso
artículo
Estado
versión publicada
Descripción
Many image processing applications need real time performance, while having restrictions of size, weight and power consumption. These include a wide range of embedded systems from remote sensing applications to mobile phones. FPGA-based solutions are common for these applications, their main drawback being long development time. In this work a co-design methodology for processor-centric embedded systems with hardware acceleration using FPGAs is applied to an image processing method for localization of multiple robots. The goal of the methodology is to achieve a real-time embedded solution using hardware acceleration, but with development time similar to software projects. The final embedded co-designed solution processes 1600×1200 pixel images at a rate of 25 fps, achieving a 12.6× acceleration from the original software solution. This solution runs with a comparable speed as up-to-date PC-based systems, and it is smaller, cheaper and demands less power. © 2012 Springer-Verlag.
Fil:Pedre, S. Universidad de Buenos Aires. Facultad de Ciencias Exactas y Naturales; Argentina.
Fuente
Lect. Notes Comput. Sci. 2012;7441 LNCS:599-606
Materia
FPGA
hardware/software co-design methodology
real time image processing
robotics
Co-design methodology
Development time
Hardware acceleration
Hardware/software co-design
Image processing - methods
Image processing applications
Multiple robot
PC-based
Pixel images
Real time
Real time performance
Real-time image processing
Remote sensing applications
Software project
Software solution
Solution process
Computer vision
Field programmable gate arrays (FPGA)
Global system for mobile communications
Hardware
Image analysis
Remote sensing
Robotics
Embedded systems
Nivel de accesibilidad
acceso abierto
Condiciones de uso
http://creativecommons.org/licenses/by/2.5/ar
Repositorio
Biblioteca Digital (UBA-FCEN)
Institución
Universidad Nacional de Buenos Aires. Facultad de Ciencias Exactas y Naturales
OAI Identificador
paperaa:paper_03029743_v7441LNCS_n_p599_Pedre

id BDUBAFCEN_ccf25dd4736a88d5beeed22cf1dff7c8
oai_identifier_str paperaa:paper_03029743_v7441LNCS_n_p599_Pedre
network_acronym_str BDUBAFCEN
repository_id_str 1896
network_name_str Biblioteca Digital (UBA-FCEN)
spelling Hardware/software co-design for real time embedded image processing: A case studyPedre, S.Krajník, T.Todorovich, E.Borensztejn, P.FPGAhardware/software co-design methodologyreal time image processingroboticsCo-design methodologyDevelopment timeHardware accelerationHardware/software co-designImage processing - methodsImage processing applicationsMultiple robotPC-basedPixel imagesReal timeReal time performanceReal-time image processingRemote sensing applicationsSoftware projectSoftware solutionSolution processComputer visionField programmable gate arrays (FPGA)Global system for mobile communicationsHardwareImage analysisRemote sensingRoboticsEmbedded systemsMany image processing applications need real time performance, while having restrictions of size, weight and power consumption. These include a wide range of embedded systems from remote sensing applications to mobile phones. FPGA-based solutions are common for these applications, their main drawback being long development time. In this work a co-design methodology for processor-centric embedded systems with hardware acceleration using FPGAs is applied to an image processing method for localization of multiple robots. The goal of the methodology is to achieve a real-time embedded solution using hardware acceleration, but with development time similar to software projects. The final embedded co-designed solution processes 1600×1200 pixel images at a rate of 25 fps, achieving a 12.6× acceleration from the original software solution. This solution runs with a comparable speed as up-to-date PC-based systems, and it is smaller, cheaper and demands less power. © 2012 Springer-Verlag.Fil:Pedre, S. Universidad de Buenos Aires. Facultad de Ciencias Exactas y Naturales; Argentina.2012info:eu-repo/semantics/articleinfo:eu-repo/semantics/publishedVersionhttp://purl.org/coar/resource_type/c_6501info:ar-repo/semantics/articuloapplication/pdfhttp://hdl.handle.net/20.500.12110/paper_03029743_v7441LNCS_n_p599_PedreLect. Notes Comput. Sci. 2012;7441 LNCS:599-606reponame:Biblioteca Digital (UBA-FCEN)instname:Universidad Nacional de Buenos Aires. Facultad de Ciencias Exactas y Naturalesinstacron:UBA-FCENenginfo:eu-repo/semantics/openAccesshttp://creativecommons.org/licenses/by/2.5/ar2025-09-29T13:43:00Zpaperaa:paper_03029743_v7441LNCS_n_p599_PedreInstitucionalhttps://digital.bl.fcen.uba.ar/Universidad públicaNo correspondehttps://digital.bl.fcen.uba.ar/cgi-bin/oaiserver.cgiana@bl.fcen.uba.arArgentinaNo correspondeNo correspondeNo correspondeopendoar:18962025-09-29 13:43:01.357Biblioteca Digital (UBA-FCEN) - Universidad Nacional de Buenos Aires. Facultad de Ciencias Exactas y Naturalesfalse
dc.title.none.fl_str_mv Hardware/software co-design for real time embedded image processing: A case study
title Hardware/software co-design for real time embedded image processing: A case study
spellingShingle Hardware/software co-design for real time embedded image processing: A case study
Pedre, S.
FPGA
hardware/software co-design methodology
real time image processing
robotics
Co-design methodology
Development time
Hardware acceleration
Hardware/software co-design
Image processing - methods
Image processing applications
Multiple robot
PC-based
Pixel images
Real time
Real time performance
Real-time image processing
Remote sensing applications
Software project
Software solution
Solution process
Computer vision
Field programmable gate arrays (FPGA)
Global system for mobile communications
Hardware
Image analysis
Remote sensing
Robotics
Embedded systems
title_short Hardware/software co-design for real time embedded image processing: A case study
title_full Hardware/software co-design for real time embedded image processing: A case study
title_fullStr Hardware/software co-design for real time embedded image processing: A case study
title_full_unstemmed Hardware/software co-design for real time embedded image processing: A case study
title_sort Hardware/software co-design for real time embedded image processing: A case study
dc.creator.none.fl_str_mv Pedre, S.
Krajník, T.
Todorovich, E.
Borensztejn, P.
author Pedre, S.
author_facet Pedre, S.
Krajník, T.
Todorovich, E.
Borensztejn, P.
author_role author
author2 Krajník, T.
Todorovich, E.
Borensztejn, P.
author2_role author
author
author
dc.subject.none.fl_str_mv FPGA
hardware/software co-design methodology
real time image processing
robotics
Co-design methodology
Development time
Hardware acceleration
Hardware/software co-design
Image processing - methods
Image processing applications
Multiple robot
PC-based
Pixel images
Real time
Real time performance
Real-time image processing
Remote sensing applications
Software project
Software solution
Solution process
Computer vision
Field programmable gate arrays (FPGA)
Global system for mobile communications
Hardware
Image analysis
Remote sensing
Robotics
Embedded systems
topic FPGA
hardware/software co-design methodology
real time image processing
robotics
Co-design methodology
Development time
Hardware acceleration
Hardware/software co-design
Image processing - methods
Image processing applications
Multiple robot
PC-based
Pixel images
Real time
Real time performance
Real-time image processing
Remote sensing applications
Software project
Software solution
Solution process
Computer vision
Field programmable gate arrays (FPGA)
Global system for mobile communications
Hardware
Image analysis
Remote sensing
Robotics
Embedded systems
dc.description.none.fl_txt_mv Many image processing applications need real time performance, while having restrictions of size, weight and power consumption. These include a wide range of embedded systems from remote sensing applications to mobile phones. FPGA-based solutions are common for these applications, their main drawback being long development time. In this work a co-design methodology for processor-centric embedded systems with hardware acceleration using FPGAs is applied to an image processing method for localization of multiple robots. The goal of the methodology is to achieve a real-time embedded solution using hardware acceleration, but with development time similar to software projects. The final embedded co-designed solution processes 1600×1200 pixel images at a rate of 25 fps, achieving a 12.6× acceleration from the original software solution. This solution runs with a comparable speed as up-to-date PC-based systems, and it is smaller, cheaper and demands less power. © 2012 Springer-Verlag.
Fil:Pedre, S. Universidad de Buenos Aires. Facultad de Ciencias Exactas y Naturales; Argentina.
description Many image processing applications need real time performance, while having restrictions of size, weight and power consumption. These include a wide range of embedded systems from remote sensing applications to mobile phones. FPGA-based solutions are common for these applications, their main drawback being long development time. In this work a co-design methodology for processor-centric embedded systems with hardware acceleration using FPGAs is applied to an image processing method for localization of multiple robots. The goal of the methodology is to achieve a real-time embedded solution using hardware acceleration, but with development time similar to software projects. The final embedded co-designed solution processes 1600×1200 pixel images at a rate of 25 fps, achieving a 12.6× acceleration from the original software solution. This solution runs with a comparable speed as up-to-date PC-based systems, and it is smaller, cheaper and demands less power. © 2012 Springer-Verlag.
publishDate 2012
dc.date.none.fl_str_mv 2012
dc.type.none.fl_str_mv info:eu-repo/semantics/article
info:eu-repo/semantics/publishedVersion
http://purl.org/coar/resource_type/c_6501
info:ar-repo/semantics/articulo
format article
status_str publishedVersion
dc.identifier.none.fl_str_mv http://hdl.handle.net/20.500.12110/paper_03029743_v7441LNCS_n_p599_Pedre
url http://hdl.handle.net/20.500.12110/paper_03029743_v7441LNCS_n_p599_Pedre
dc.language.none.fl_str_mv eng
language eng
dc.rights.none.fl_str_mv info:eu-repo/semantics/openAccess
http://creativecommons.org/licenses/by/2.5/ar
eu_rights_str_mv openAccess
rights_invalid_str_mv http://creativecommons.org/licenses/by/2.5/ar
dc.format.none.fl_str_mv application/pdf
dc.source.none.fl_str_mv Lect. Notes Comput. Sci. 2012;7441 LNCS:599-606
reponame:Biblioteca Digital (UBA-FCEN)
instname:Universidad Nacional de Buenos Aires. Facultad de Ciencias Exactas y Naturales
instacron:UBA-FCEN
reponame_str Biblioteca Digital (UBA-FCEN)
collection Biblioteca Digital (UBA-FCEN)
instname_str Universidad Nacional de Buenos Aires. Facultad de Ciencias Exactas y Naturales
instacron_str UBA-FCEN
institution UBA-FCEN
repository.name.fl_str_mv Biblioteca Digital (UBA-FCEN) - Universidad Nacional de Buenos Aires. Facultad de Ciencias Exactas y Naturales
repository.mail.fl_str_mv ana@bl.fcen.uba.ar
_version_ 1844618736813735936
score 13.070432